

**MAIL STOP ISSUE FEE
PATENT**

MP0043

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No.: 09/661,912

Filing Date: September 14, 2000

Applicant: Saeed AZIMI

Conf. No.: 9508

Group Art Unit: 2181


Examiner: Justin KING

Title: HIGH LATENCY INTERFACE BETWEEN HARDWARE
COMPONENTS

CERTIFICATE OF MAILING

I hereby certify that this correspondence, and the documents attached hereto, are being deposited with the United States Postal Service as First Class mail in an envelope addressed to Commissioner for Patents, Alexandria, VA 22313-1450 on this date.

Date: November 3, 2004


Amanda J. Gorthy

Amanda J. Gorthy

MAIL STOP ISSUE FEE
COMMISSIONER FOR PATENTS
P.O. BOX 1450
Alexandria, Virginia 22313-1450

COMMENTS ON REASONS FOR ALLOWANCE

Sir:

In reply to the Notice of Allowance mailed August 17, 2004, the following comments are submitted in connection with the above-identified application.

REMARKS

Claims 1-123 remain allowed in connection with the present application.

In the Examiner's Statement of Reasons for Allowance, the Examiner does not quote any claim limitations, at best paraphrases some limitations of some of the independent claims, and includes additional language not present in any of the independent claims. Applicant submits these comments to ensure that each of claims 1-123 are not in any way limited by the Examiner's Statements of Reasons for Allowance, which does not refer to claim limitations of any of the independent claims.

While Applicant agrees that each of independent claims 1-123 distinguish from the prior art and are allowable over the art of record, each of independent claims 1, 6, 11, 16, 21, 26, 31, 41, 46, 51, 56, 61, 66, 71, 94, 99, 104, 109, 114, and 119, and indeed each of claims 1-123, should be interpreted only based upon the limitations present therein and should not be limited in any way by statements not pertaining to limitations present therein. Each of the claims are different and have been carefully drafted to encompass different limitations and should only be interpreted based upon limitations present therein. Applicant's do not dispute that the prior art fails to teach or suggest the limitations of each of claims 1-123 as indicated by the Examiner. However, the claims should not be interpreted as requiring any of the language quoted by the Examiner since this language does not address any limitations present in any of independent claims 1, 6, 11, 16, 21, 26, 31, 41, 46, 51, 56, 61, 66, 71, 94, 99, 104, 109, 114, and 119. Accordingly, these Comments are submitted herewith to ensure that each of independent claims 1, 6, 11, 16, 21, 26, 31, 41, 46, 51, 56, 61, 66, 71, 94, 99, 104, 109, 114, and 119, and indeed each of the claims dependent thereon, are not limited by the Examiner's Statements in any way and are limited only by the limitations present therein; and/or to ensure that the claims are not interpreted so as to include any additional claim limitations.

Should there be any outstanding matters that need to be resolved in the present application, the Examiner is respectfully requested to contact Eric B. Janofsky, Reg. No. 30,759 at the telephone number of the undersigned below.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 501236 for any additional fees required under 37 C.F.R. § 1.16 or under 37 C.F.R. § 1.17; particularly, extension of time fees.

Respectfully submitted,


By



Eric B. Janofsky, Reg. No. 30,759
Attorney for Applicant

Please address all correspondence to:

**Marvell Semiconductor, Inc.
700 First Avenue, Mail Stop 509
Sunnyvale, CA 94089
Customer No. 26703
Tel. No. (408) 222-2500
Fax. No. (408) 752-9034**



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors: Azimi, Saeed**Group Art Unit:** 2181**Serial No.:** 09/661912**Examiner:** Justin King**Filed:** September 14, 2000**Title:** High Latency Interface Between Hardware Components**CERTIFICATE OF MAILING**

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Alexandria, VA 22313-1450 on this date.

Date: November 3, 2004

Amanda J. Gorthy

SUBMISSION OF FORMAL DRAWINGS

MAIL STOP ISSUE FEE
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Enclosed is a set of formal drawings which is submitted in response to the Notice of Allowability, dated August 17, 2004, consisting of 5 replacement sheets. Please note that no changes have been made. The drawings have been merely formalized. Please enter these drawings in the application so that it may pass to issue.

Respectfully submitted,

Eric B. Janofsky
Attorney for Applicants
Registration No. 30759

Please address all correspondence to:

Marvell Semiconductor, Inc.
700 First Avenue, Mail Stop 509
Sunnyvale, CA 94089
Phone: (408) 222-2500
Fax: (408) 752-9034
Customer No. 23624

Date: November 07, 2004